Skip to content

Commit

Permalink
Added more
Browse files Browse the repository at this point in the history
  • Loading branch information
upayanmazumder committed Nov 26, 2024
1 parent f90d75b commit 418cd70
Show file tree
Hide file tree
Showing 54 changed files with 1,455 additions and 0 deletions.
Binary file not shown.
File renamed without changes.
File renamed without changes.
Binary file not shown.
File renamed without changes.
File renamed without changes.
Binary file not shown.
Binary file not shown.
Original file line number Diff line number Diff line change
@@ -0,0 +1,151 @@
@OrCAD Simulation Server Version: 1.0

@Settings: 0 1
@General:
ProfileName= "KCL"
ProfileFile= "KCL.sim"
Connectivity= "SCHEMATIC1.net"
NetlistFile= "KCL.cir"
DataFile= "KCL.dat"
OutFile= "KCL.out"
Notes=
@#$BEGINNOTES
@#$ENDNOTES
@End General
@Analysis: 0 1
+0 0 0 0
+0 "1000ns"
+1 ""
+2 "0"
+3 ""
+4 ""
+5 ""
+6 ""
@End Analysis
@Analysis: 1 0
+2 0 0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
@End Analysis
@Analysis: 2 0
+0 0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
+6 ""
+7 ""
@End Analysis
@Analysis: 3 0
+0 0 0
+0 ""
+1 ""
+2 ""
@End Analysis
@Analysis: 4 0
+0 0 1 0 0 0 0 0 0 0 1
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
+6 ""
+7 ""
LoadFile 0 ""
SaveFile 0 ""
@End Analysis
@Analysis: 5 0
+0 0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
+6 ""
+7 ""
@End Analysis
@Analysis: 6 0
+1
+0 ""
@End Analysis
@Analysis: 7 0
+0 0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
@End Analysis
@Analysis: 8 0
+0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
@End Analysis
@Analysis: 9 0
+0 ""
@End Analysis
@Analysis: 10 0
+0 0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
+6 ""
+7 ""
@End Analysis
@Analysis: 11 1
+ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
+ 0 0 0 0 0 0 0 0 0
@End Analysis
@Analysis: 12 0
+2236960 0 1
@End Analysis
@Analysis: 13 1
+0 1 1 0
@End Analysis
@Analysis: 14 1
+1 1 1 "*"
@End Analysis
@Analysis: 15 0
@End Analysis
@Analysis: 16 0
+0 "0"
+1 "0"
@End Analysis
@Analysis: 17 0
+0 "-1"
+1 "-1"
+2 "0"
+3 "-1"
+4 "1"
@End Analysis
@Analysis: 18 0
+0 ""
+1 "0.1"
+2 "0.001"
+3 "1"
+4 "2"
+5 ""
@End Analysis
@Analysis: 19 0
+0 "0"
+1 "1"
+2 "0"
+3 "0"
+4 "1"
@End Analysis
Binary file not shown.
Original file line number Diff line number Diff line change
@@ -0,0 +1,19 @@
** Profile: "SCHEMATIC1-KCL" [ D:\upayanmazumder\DevJourney\Capture Cis Lite\Kirchoff's Current Law\Kirchoff's Current Law-PSpiceFiles\SCHEMATIC1\KCL.sim ]

** Creating circuit file "KCL.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib"

*Analysis directives:
.TRAN 0 1000ns 0
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"


.END
Binary file not shown.
Binary file not shown.
Original file line number Diff line number Diff line change
@@ -0,0 +1,90 @@

**** 11/26/24 16:14:22 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

** Profile: "SCHEMATIC1-KCL" [ D:\upayanmazumder\DevJourney\Capture Cis Lite\Kirchoff's Current Law\Kirchoff's Current Law-PSpiceFi


**** CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "KCL.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib"

*Analysis directives:
.TRAN 0 1000ns 0
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"



**** INCLUDING SCHEMATIC1.net ****
* source KIRCHOFF'S CURRENT LAW
R_R1 N00266 N00187 330 TC=0,0
R_R2 N00187 N00211 270 TC=0,0
R_R3 N00211 N00270 390 TC=0,0
R_R4 0 N00187 220 TC=0,0
R_R5 0 N00211 180 TC=0,0
V_V1 N00266 0 12Vdc
V_V2 N00270 0 10Vdc

**** RESUMING KCL.cir ****
.END

**** 11/26/24 16:14:22 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

** Profile: "SCHEMATIC1-KCL" [ D:\upayanmazumder\DevJourney\Capture Cis Lite\Kirchoff's Current Law\Kirchoff's Current Law-PSpiceFi


**** INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEG C


******************************************************************************



NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE


(N00187) 4.3873 (N00211) 3.5430 (N00266) 12.0000 (N00270) 10.0000




VOLTAGE SOURCE CURRENTS
NAME CURRENT

V_V1 -2.307E-02
V_V2 -1.656E-02

TOTAL POWER DISSIPATION 4.42E-01 WATTS



JOB CONCLUDED

**** 11/26/24 16:14:22 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

** Profile: "SCHEMATIC1-KCL" [ D:\upayanmazumder\DevJourney\Capture Cis Lite\Kirchoff's Current Law\Kirchoff's Current Law-PSpiceFi


**** JOB STATISTICS SUMMARY


******************************************************************************



Total job time (using Solver 1) = .02

Original file line number Diff line number Diff line change
@@ -0,0 +1,54 @@

**** 11/26/24 16:14:04 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

** Profile: "SCHEMATIC1-KCL" [ D:\upayanmazumder\DevJourney\Capture Cis Lite\Kirchoff's Current Law\Kirchoff's Current Law-PSpiceFi


**** CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "KCL.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib"

*Analysis directives:
.TRAN 0 1000ns 0
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"



**** INCLUDING SCHEMATIC1.net ****
* source KIRCHOFF'S CURRENT LAW
R_R1 N00266 N00187 330 TC=0,0
R_R2 N00187 N00211 270 TC=0,0
R_R3 N00211 N00270 390 TC=0,0
R_R4 N00274 N00187 220 TC=0,0
R_R5 N00274 N00211 180 TC=0,0
V_V1 N00266 N00274 12Vdc
V_V2 N00270 N00274 10Vdc

**** RESUMING KCL.cir ****
.END

ERROR(ORPSIM-15142): Node N00266 is floating

ERROR(ORPSIM-15142): Node N00187 is floating

ERROR(ORPSIM-15142): Node N00211 is floating

ERROR(ORPSIM-15142): Node N00270 is floating

ERROR(ORPSIM-15142): Node N00274 is floating

Original file line number Diff line number Diff line change
@@ -0,0 +1,9 @@
.ALIASES
R_R1 R1(1=N00266 2=N00187 ) CN @KIRCHOFF'S CURRENT LAW.SCHEMATIC1(sch_1):[email protected](chips)
R_R2 R2(1=N00187 2=N00211 ) CN @KIRCHOFF'S CURRENT LAW.SCHEMATIC1(sch_1):[email protected](chips)
R_R3 R3(1=N00211 2=N00270 ) CN @KIRCHOFF'S CURRENT LAW.SCHEMATIC1(sch_1):[email protected](chips)
R_R4 R4(1=0 2=N00187 ) CN @KIRCHOFF'S CURRENT LAW.SCHEMATIC1(sch_1):[email protected](chips)
R_R5 R5(1=0 2=N00211 ) CN @KIRCHOFF'S CURRENT LAW.SCHEMATIC1(sch_1):[email protected](chips)
V_V1 V1(+=N00266 -=0 ) CN @KIRCHOFF'S CURRENT LAW.SCHEMATIC1(sch_1):[email protected](chips)
V_V2 V2(+=N00270 -=0 ) CN @KIRCHOFF'S CURRENT LAW.SCHEMATIC1(sch_1):[email protected](chips)
.ENDALIASES
Original file line number Diff line number Diff line change
@@ -0,0 +1,8 @@
* source KIRCHOFF'S CURRENT LAW
R_R1 N00266 N00187 330 TC=0,0
R_R2 N00187 N00211 270 TC=0,0
R_R3 N00211 N00270 390 TC=0,0
R_R4 0 N00187 220 TC=0,0
R_R5 0 N00211 180 TC=0,0
V_V1 N00266 0 12Vdc
V_V2 N00270 0 10Vdc
Loading

0 comments on commit 418cd70

Please sign in to comment.