Skip to content

Actions: sh-mug/verilog-unittest-sample

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
2 workflow runs
2 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

make ALU combinational logic CI #2: Commit 20ab47f pushed by sh-mug
November 28, 2023 14:19 47s main
main
November 28, 2023 14:19 47s
first commit CI #1: Commit 2e9fbf0 pushed by sh-mug
November 28, 2023 13:30 57s main
main
November 28, 2023 13:30 57s