Skip to content

Issues: opencomputeproject/Time-Appliance-Project

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

26 Open 43 Closed
26 Open 43 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Time Stick driver crash while retrieving timestamp
#114 opened Oct 9, 2024 by rnijveld
2
GPS module UART baud mismatch in code and TimeCard on sale?
#113 opened Oct 6, 2024 by regymm
1
R6 Placement Interferes with Y3 (Abracon AOCJYR) on OCXO Daughter Card
#108 opened May 29, 2024 by skear
1
OCXO Daughter Card V4 - Silkscreen Designator Mismatch for R8 and R33
#107 opened May 23, 2024 by skear
1
Could not find device ttySX
#106 opened Mar 30, 2024 by SfCal
@ahmadexp @leoleovich
@thschaub @vvfedorenko @julianstj1
4
Connecting 1PPS and 10MHz outputs with 50 Ohm termination to another TimeCard 1PPS and 10MHz inputs
#105 opened Mar 15, 2024 by vlvassilev
Should the version numbers in the CoreList be the same as the version registers?
#104 opened Nov 18, 2023 by JohnHay
@thschaub
3
Time Card PCB queries from PCBway regarding vias in pad.
#96 opened Jul 28, 2023 by ghost
2
Production Timecard: mismatch between board and FPGA PCIe lane counts
#92 opened Mar 7, 2023 by wisxxx
1
SMA TVS not connected to +3.3V
#91 opened Mar 5, 2023 by wisxxx
1
Production Timecard: bad termination on FPGA JTAG with USB
#90 opened Mar 1, 2023 by wisxxx
2
SA45 osc daughtercard does not bring out LOCK signal
#88 opened Feb 2, 2023 by wisxxx
1
LOF (ver 0.1) mechanical drawing is incomplete
#87 opened Jan 30, 2023 by wisxxx
1
Prototype V7 schematic title block errors
#78 opened Nov 28, 2022 by wisxxx
1
TimeCard starts with a random frequency offset on 10 MHz output
#74 opened Aug 22, 2022 by MaciekMachni
1
ptp_ocp on RPi CM4 doesn't expose NMEA TTY and GNSS TTY
#73 opened Aug 12, 2022 by MaciekMachni
5
Time in GPZDA on the NMEA serial port is incorrect
#70 opened Aug 9, 2022 by MaciekMachni
5
Is GNSS dependance the mistake? Should part of this include back to basics. Solar/moon calibration.
#69 opened Aug 1, 2022 by oiaohm
1
Some questions about MAC and Address mapped
#66 opened Jul 21, 2022 by Satoshier
3
question How does this interface with pcie?
#61 opened Jun 2, 2022 by Nosh-Ware
2
UART
#55 opened Apr 10, 2022 by Satoshier
1
Some Applications I Guess
#53 opened Mar 20, 2022 by Satoshier
2
Refresh Time-Card repository documentation Improvements or additions to documentation enhancement New feature or request
#51 opened Mar 10, 2022 by AlphaBetaPhi
@AlphaBetaPhi
How to switch pps source?
#45 opened Dec 21, 2021 by wlong-coxeve
1
I found a mistake I think
#44 opened Dec 9, 2021 by wlong-coxeve
@ahmadexp @thschaub
4
ProTip! Find all open issues with in progress development work with linked:pr.