SystemVerilog Course LABS and Project DATE: Fall, 2019 AUTHOR: Sunic Yosen FACULTY: Department of Micro and Nano Electronics, Shanghai Jiao Tong University LAB1 ALU FIFO LAB2 General Design OOP Design LAB3 AXI Lite FIFO LAB4 Coverage Project