Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fixes for Xilinx Zynq UltraScale+ MPSoC #499

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Fixes for Xilinx Zynq UltraScale+ MPSoC #499

wants to merge 1 commit into from

Conversation

dgarske
Copy link
Contributor

@dgarske dgarske commented Aug 27, 2024 •
edited
Loading

  • Fixes to support wolfBoot native make and gcc-arm cross compiler. ZD 18159
  • Adjust wolfBoot linker script to not use 0 base, instead use end of DDR - 1MB.
  • Fixed QSPI bare-metal driver for multi-sector and read return code.
  • Fixed issue with Xilinx XMSS IMAGE_HEADER_SIZE in documentation. It should be 5000 bytes.
  • Performance optimizations for QSPI to allow configuration of SPI clock.
  • Added support for SHA3 with ARMASM.
  • Added Flattened uImage Tree (FIT) image (FDT format).
  • Added Aarch64 support for FDT fixups.
  • Added Aarch64 startup to support EL2.
  • Added MMU and Cache support for Exception level 2.
  • Added documentation about exception levels
  • Updated fdt-parser to support saving off larger data images.

@dgarske dgarske self-assigned this Aug 27, 2024
@dgarske dgarske force-pushed the zynqmp_makegcc branch 3 times, most recently from 2cd183c to 23c5076 Compare September 3, 2024 20:27
@dgarske dgarske force-pushed the zynqmp_makegcc branch 9 times, most recently from 39aeed9 to 248a598 Compare November 1, 2024 17:11
@dgarske dgarske force-pushed the zynqmp_makegcc branch 2 times, most recently from 21dbad1 to 454dc1a Compare November 8, 2024 00:50
@dgarske dgarske marked this pull request as ready for review November 26, 2024 17:34
@dgarske dgarske changed the title Fixes for Xilinx Zynq Fixes for Xilinx Zynq UltraScale+ MPSoC Dec 4, 2024
@dgarske dgarske force-pushed the zynqmp_makegcc branch 6 times, most recently from 586065d to 6df1604 Compare December 10, 2024 01:39
@dgarske
Fixes for Xilinx Zynq UltraScale+ MPSoC:
30fa27a 
* Fixes to support wolfBoot native make and gcc-arm cross compiler. ZD 18159
* Adjust wolfBoot linker script to not use 0 base, instead use end of DDR - 1MB.
* Fixed QSPI bare-metal driver for multi-sector and read return code.
* Fixed issue with Xilinx XMSS IMAGE_HEADER_SIZE in documentation. It should be 5000 bytes.
* Performance optimizations for QSPI:
  - Allow configuration of SPI clock.
  - Improve GSPI FIFO TX/RX fill.
* Added support for FAST_MEMCPY that supports an aligned 32-bit.
* Added Flattened uImage Tree (FIT) image (FDT format).
* Added Aarch64 support for FDT fixups.
* Added Aarch64 startup to support EL2 with cache/MMU.
* Added documentation about exception levels
* Moved zynqmp registers to header.
* Fix printf uart_writenum "buf" len.
* Updated fdt-parser to support saving off larger data images.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees

@dgarske dgarske

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@dgarske