Skip to content

Commit

Permalink
missing initialization of mip register
Browse files Browse the repository at this point in the history
  • Loading branch information
llllluca committed Nov 5, 2024
1 parent 78da304 commit 92e0c5d
Showing 1 changed file with 1 addition and 0 deletions.
1 change: 1 addition & 0 deletions src/uriscv/processor.cc
Original file line number Diff line number Diff line change
Expand Up @@ -272,6 +272,7 @@ void Processor::Reset(Word pc, Word sp) {
csrWrite(MCAUSE, 0);
csrWrite(TIME, 0);
csrWrite(PRID, id);
csrWrite(MIP, 0);
mode = 0x3;

currPC = pc;
Expand Down

0 comments on commit 92e0c5d

Please sign in to comment.