-
Notifications
You must be signed in to change notification settings - Fork 52
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Signed-off-by: Ivan-Velickovic <[email protected]>
- Loading branch information
1 parent
06181b8
commit 8e13889
Showing
1 changed file
with
34 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,34 @@ | ||
--- | ||
riscv_hardware: true | ||
cmake_plat: star64 | ||
xcompiler_arg: -DRISCV64=1 | ||
platform: Star64 | ||
arch: RV64GBC, RV64IMAC, RV32IMAFBC | ||
virtualization: "No" | ||
iommu: "No" | ||
simulation_target: false | ||
Status: "Unverified" | ||
Contrib: "Community" | ||
Maintained: "seL4 Foundation" | ||
soc: StarFive JH7110 | ||
cpu: U74-MC, E24 | ||
SPDX-License-Identifier: CC-BY-SA-4.0 | ||
SPDX-FileCopyrightText: 2020 seL4 Project a Series of LF Projects, LLC. | ||
--- | ||
|
||
# Star64 | ||
|
||
The Star64 is a RISC-V SBC by Pine64 based on the StarFive JH7110 SoC. Check | ||
[here](https://wiki.pine64.org/wiki/STAR64) for details. | ||
|
||
The StarFive JH7110 SoC is comprised of the SiFive U74-MC (four 64-bit U74 | ||
cores and one 64-bit S7 core) and one SiFive E24 32-bit core. Note that by | ||
default seL4 is setup to use the U74 cores. | ||
|
||
## Building the GCC toolchain | ||
|
||
{% include risc-v.md %} | ||
|
||
## Building seL4test | ||
|
||
{% include sel4test.md %} |