Skip to content

Latest commit

 

History

History
35 lines (21 loc) · 1.29 KB

readme.md

File metadata and controls

35 lines (21 loc) · 1.29 KB

Limen Alpha

Limen Alpha pipeline

Limen Alpha is a dual-core 16-bit RISC processor architecture with hardware synchronization between the cores, created in 2016. The original code was established one year sooner, and then successfully used as a part of my high school thesis. However, the processor has evolved since then. It has been redesigned, and now it is dual-core. Also, it supports hardware interrupts for both cores.

Limen Alpha processor

The work on the processor itself is now finished. However, the used coding conventions may be outdated comparing to my current standards.

Machine Code

If you are curious how the machine code of Limen Alpha looks like, browse the collection of such programs.

Original Plan

The original intention was to design and release also the following Limen processors.

Limen Beta

  • Optimized critical paths
  • Simple memory protection
  • Single core only
  • Improve simulation system

Limen Gamma

  • Six-stage pipelining
  • Cache included

Useful Resources